RISC Simulator by Peter Higginson

Instruction Formats (Rd can be Rsd where appropriate)

| Hex | | | Binary O | p Code | | A | ASSEI | MBL | Y LAI | NGU | AGE | | | DES | CRIPTION | |
|--|----------|----|----------|--------|--------------------|--------------------|--------------|--|--------|-------|---------|----------|------|------|----------------|--------|
| 00 | | | 00000 | | | H | ΗLT | | | | | | | halt | | |
| 08 | 0000 1 | | | ſ | NOD | Rd, | #imr | nedi | ate | | | modulus | | | | |
| 10 | 0001 0 | | | A | ADD Rd, #immediate | | | | | | add | | | | | |
| 18 | 0001 1 | | | | 5 | SUB Rd, #immediate | | | | | | subtract | | | | |
| 20 | 0010 0 | | | | CMP Rb, #immediate | | | | | | compare | | | | | |
| 28 | 3 0010 1 | | | | ſ | MOV Rd, #immediate | | | | | | mo | move | | | |
| 30 | | | 00110 | | | A | ND | Rd, # | timm | nedia | ate | | | logi | cal and | |
| 38 | | | 00111 | | | (| DRR I | Rd, # | imm | edia | ite | | | logi | cal or | |
| 40 | | | 0100 0 | | | > | (OR F | ۲d, # | imm | edia | ite | | | eXc | usive OR (= | =EOR) |
| 48 | | | 0100 1 | | | ι | JDV | Rd, # | imm | edia | ate | | | unsi | gned divide | 2 |
| 50 | | | 0101 0 | | | ſ | ИUL | Rd, ‡ | ŧimm | nedia | ate | | | mul | tiply | |
| 58 | | | 0101 10 | | | L | SR R | d, Rs | s, #co | ount | | | | logi | cal shift righ | nt |
| 5C | | | 0101 11 | | | L | SL R | d, Rs | , #cc | ount | | | | logi | cal shift left | |
| 60 | | | 0110 000 |) | | A | ADD I | Rd, R | s, R | C | | | | add | | |
| 62 | | | 0110 001 | L | | 5 | SUB F | Rd, R | s, Rb |) | | | | sub | tract | |
| 64 | | | 0110 010 |) | | A | AND | Rd, F | s, Rl | C | | | | logi | cal and | |
| 66 | | | 0110 011 | L | | (| DRR I | Rd, R | s, Rt |) | (BIS= | ==01 | RR) | logi | cal or (or bit | t set) |
| 68 | | | 0110 100 |) | |) | (OR F | Rd, R | s, Rt |) | | | | eXc | usive OR (= | =EOR) |
| 6A | | | 0110 101 | L | | L | SR R | d, Rs | , Rb | | | | | logi | cal shift righ | nt |
| 6C | | | 0110 110 |) | | L | SL R | d, Rs | , Rb | | | | | logi | cal shift left | |
| 6E | | | 0110 111 | LO | | A | ADD S | SP,# | imm | edia | te | | | add | | |
| 6F | | | 0110 111 | L1 | | 5 | SUB S | 5P <i>,</i> #i | mm | edia | te | | | sub | tract | |
| 7x | | | 0111 | | | S | see si | ub-co | ode l | ist b | elow | / | | | | |
| 8 | | | 100 | | | E | BRA/ | B <co< td=""><td>nd>,</td><td>/JMS</td><td>S, ad</td><td>dres</td><td>s</td><td>brar</td><td>nch etc.</td><td></td></co<> | nd>, | /JMS | S, ad | dres | s | brar | nch etc. | |
| Α | | | 1010 | | | 5 | STR R | s, of | fset(| Rn) | | | | stor | e register | |
| В | | | 1011 | | | L | DR F | d, o | ffset | (Rn) | | | | load | l register | |
| С | | | 1100 | | | A | ADD I | Rd, d | lirect | t | | | | add | | |
| D | | | 1101 | | | S | SUB F | ≀d, d | irect | | | | | sub | tract | |
| Е | | | 1110 | | | S | STR R | s, di | rect | | | | | stor | e register | |
| F | | | 1111 | | | L | .DR F | ld, di | irect | | | | | load | l register | |
| Branch codes 100x xxx a aaaa aaaa – a is address, x is code (2^{nd} line) – full code in hex 3^{rd} line | | | | | | | | | | | | | | | | |
| BRA BEQ BNE BCS/BHS BCC/BLO BMI BPL BVS BVC BHI BLS BGE BLT BGT BLE JMS | | | | | | | | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | |
| 80 | 82 | 84 | 86 | 88 | 8A | 8C | 8E | 90 | 92 | 94 | 96 | 98 | 9A | 9C | 9E | |

Branch Meanings

| BRA BRanch Always | BEQ Branch if EQual | BNE Branch if Not Equal |
|-----------------------------|---------------------------------|-------------------------------------|
| BCS Branch if Carry Set | BCC Branch if Carry Clear | BVC Branch if oVerflow Clear |
| BVS Branch if oVerflow Set | BPL Branch if positive (PLus) | BMI Branch if MInus |
| BHI Branch if HIgher than | BHS Branch if Higher or Same | BLO Branch if LOwer than |
| BLS Branch if Lower or Same | BGT Branch if Greater Than | BGE Branch if Greater than or Equal |
| BLT Branch if Less Than | BLE Branch if Less than or Equa | I JMS JuMp to Subroutine |

Sub-codes of instruction code 7 (0111)

| 700 | 0111 0000 0 | ASR Rd, #count | arithmetic shift right |
|------|------------------|------------------------|------------------------|
| 708 | 0111 0000 1 | ROR Rd, #count | rotate right |
| 710 | 0111 0001 0 | INP Rd, address | input |
| 718 | 0111 0001 1 | OUT Rs, address | output |
| 720 | 0111 0010 000 | MOV Rd, flags/SP/LR/PC | move |
| 722 | 0111 0010 001 | MOV flags/SP/LR/PC, Rs | move |
| 7240 | 0111 0010 0100 0 | POP Rd | pop from stack |

RISC Simulator by Peter Higginson

| 0111 0010 0100 1 | PSH Rs | push to stack |
|------------------------|--|---|
| 0111 0010 0101 0 | BRA Rs | branch (to address in register) |
| 0111 0010 0101 1 | JMS Rs | subroutine call |
| 0111 0010 0110 0000 | RET | subroutine return |
| 0111 0010 0110 0001 to | 0111 0010 0111 | spare |
| 0111 0010 10 | MVN Rd, Rs | move NOT |
| 0111 0010 11 to 0111 0 | 011 | spare |
| 0111 0100 xx | UDV/MOD/MLX/ASR Rd, Rs | unsigned divide/modulus |
| | extende | ed multiply/arithmetic shift right |
| 0111 0101 xx | ROR/DIV/BIC/NEG Rd, Rs | rotate right/signed divide |
| | | logical bit clear/negate |
| 0111 0110 0x | INP/OUT Rsd, Ra | input/output |
| 0111 0110 1x | CMP/TST Rb, Rs | compare/test (logical and) |
| 0111 0111 xx | MOV/ADC/SBC/MUL Rd, Rs | move/add with carry included |
| | subtrac | t with carry included/multiply |
| 0111 100 | STR Rs, offset(SP) | store register |
| 0111 101 | LDR Rd, offset(SP) | load register |
| 0111 110 | PSH {RO-R7,LR} | push to stack (bit mask) |
| 0111 111 | POP {PC,R7-R0} | pop from stack (bit mask) |
| | 0111 0010 0100 1 0111 0010 0101 0 0111 0010 0101 1 0111 0010 0110 0000 0111 0010 0110 0001 td 0111 0010 11 to 0111 0 0111 0100 xx 0111 0101 xx 0111 0110 1x 0111 0110 1x 0111 101 0x 0111 001 0x 0111 0111 1x 0111 101 0x 0111 101 0x 0111 0111 1x | 0111 0010 0100 1 PSH Rs 0111 0010 0101 0 BRA Rs 0111 0010 0101 1 JMS Rs 0111 0010 0110 0000 RET 0111 0010 0110 0001 to 0111 0010 0111 0111 0010 10 MVN Rd, Rs 0111 0010 11 to 0111 0011 0111 010 11 to 0111 0011 0111 0100 xx UDV/MOD/MLX/ASR Rd, Rs extended 0111 0101 xx ROR/DIV/BIC/NEG Rd, Rs 0111 0110 0x INP/OUT Rsd, Ra 0111 0110 1x CMP/TST Rb, Rs 0111 0111 1x MOV/ADC/SBC/MUL Rd, Rs 0111 1011 1x CMP/TST Rb, Rs 0111 1010 1x CMP/TST Rb, Rs 0111 1011 1x POP (SR, Ra, offset (SP) 0111 101 LDR Rd, offset (SP) 0111 110 PSH {R0-R7,LR} 0111 111 POP {PC,R7-R0} |

Also DAT is an assembler directive to store data and NOP generates MOV R0, R0 (as used by ARM).

Notes

- 1) The assembler accepts two registers for three register instructions (e.g. ADD Rd,Rs generates ADD Rd,Rd,Rs). Similarly, for example, LSR Rd,#7 generates LSR Rd,Rd,#7. The assembler also accepts (Rn) or [Rn] as equivalent to 0(Rn) and (SP) or [SP] as 0(SP).
- 2) JMS overwrites the old LR. Standard linkage is to push several registers including LR on entry and pop the registers and PC on exit (so entry LR becomes return PC). So compilers use POP multiple instead of using RET. (Compilers expect the first four parameters go into R0 to R3.)
- 3) In the inst7 sub-set there are a few spares, the most has 8 parameter bits.
- 4) While ADD, SUB and MUL are the same for signed and unsigned, DIV is not and so an extra instruction (UDV) is provided for unsigned division. Extended multiply (MLX) is unsigned and clears all flags apart from the Z flag.
- 5) I used 3 character instructions for convenience. So HALT is HLT and PUSH is PSH.
- 6) Only ALU operations set the flags. In the ARM implementation of 32 bit instructions an explicit "set flags" bit is required. We are nearer the 16 bit ARM implementation where only some instructions set the flags. LDR and STR do not set the flags (to avoid issues with out of order execution) and MOV does not because the values go nowhere near the ALU. (MVN does set flags.)
- 7) The instructions ADD/SUB SP,#imm do not change the flags. Execution will error if the SP goes out of the memory range using these instructions. MOV SP,Rx however wraps to stay in memory range as do LDR/STR n(SP) and LDR/STR n(Ra). PSH and POP do not wrap – execution will error (and Reset is then needed).
- 8) The multi-register PSH and POP instructions take both lists {Ra,Rb,Rc} and/or ranges of registers as parameters but obviously always push and pop in a fixed order. If the PSH was replaced by individual instructions the lowest register would be pushed first (and so end up in the highest address).
- 9) Output to device 4 is treated as signed but you can output unsigned (device 5), hex (device 6) or character (device 7). Input is a number from device 2.

ADC ADD AND ASR BCC BCS BEQ BGE BGT BHI BHS BIC BIS BLE BLS BLT BNE BPL BRA BVC BVS DAT DIV EOR BLO BMI CMP HLT INP JMS LDR LSL LSR MOD MOV MUL MVN NEG NOP ORR OUT MLX POP PSH RET ROR SBC STR SUB TST UDV XOR

Instructions in alphabetical order